N. Brisebarre, M. D. Ercegovac, and J. Muller, (M, p, k)-Friendly Points: A Table-Based Method for Trigonometric Function Evaluation, 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors, 2012.
DOI : 10.1109/ASAP.2012.17

URL : https://hal.archives-ouvertes.fr/ensl-00759912

J. Y. Low and C. C. Jong, A Memory-Efficient Tables-and-Additions Method for Accurate Computation of Elementary Functions, IEEE Transactions on Computers, vol.62, issue.5, pp.858-872, 2013.
DOI : 10.1109/TC.2012.43

D. A. Sunderland, R. A. Strauch, S. W. Wharfield, H. T. Peterson, and C. R. Cole, CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications, IEEE Journal of Solid-State Circuits, vol.19, issue.4, pp.19497-506, 1984.
DOI : 10.1109/JSSC.1984.1052173

D. D. Sarma and D. W. Matula, Faithful bipartite ROM reciprocal tables, Proc. 12th Symp. Comput. Arith, pp.17-28, 1995.

M. Schulte and J. Stine, Approximating elementary functions with symmetric bipartite tables, IEEE Transactions on Computers, vol.48, issue.8, pp.842-847, 1999.
DOI : 10.1109/12.795125

F. Dinechin and A. Tisserand, Multipartite table methods, IEEE Transactions on Computers, vol.54, issue.3, pp.319-330, 2005.
DOI : 10.1109/TC.2005.54

URL : https://hal.archives-ouvertes.fr/ensl-00542210

T. Sasao, S. Nagayama, and J. T. Butler, Numerical Function Generators Using LUT Cascades, IEEE Transactions on Computers, vol.56, issue.6, pp.826-838, 2007.
DOI : 10.1109/TC.2007.1033

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Lee, R. C. Cheung, W. Luk, and J. D. Villasenor, Hardware Implementation Trade-Offs of Polynomial Approximations and Interpolations, IEEE Transactions on Computers, vol.57, issue.5, pp.686-701, 2008.
DOI : 10.1109/TC.2007.70847

B. Lakshmi and A. S. Dhar, VLSI architecture for parallel radix-4 CORDIC, Microprocessors and Microsystems, vol.37, issue.1, pp.79-86, 2013.
DOI : 10.1016/j.micpro.2012.12.001

C. K. Koc and S. Johnson, Multiplication of signed-digit numbers, Electronics Letters, vol.30, issue.11, pp.840-841, 1994.
DOI : 10.1049/el:19940623

M. D. Ercegovac, T. Lang, and D. Arithmetic, The multipartite method for function evaluation, 2004.

X. Corp, LogiCORE IP CORDIC v3.0, DS249, 2004.

J. Hormigo, J. Villalba, and E. L. Zapata, Multioperand Redundant Adders on FPGAs, IEEE Transactions on Computers, vol.62, issue.10, pp.2013-2025, 2013.
DOI : 10.1109/TC.2012.168

S. Das and S. P. Khatri, A Timing-Driven Approach to Synthesize Fast Barrel Shifters, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.55, issue.1, pp.31-35, 2008.
DOI : 10.1109/TCSII.2007.908951