34 Gb/s PDM-QPSK coherent receiver using SiGe ADCs and a single FPGA for digital signal processing

Eric Dutisseuil 1 Jean-Marc Tanguy 1 Adrian Voicila 1 Rémi Laube 2 Francois Bore 2 Honore Takeugming 3, 4 Florent de Dinechin 3, 4, 5 Frédéric Cérou 6 And Gabriel Charlet 1
3 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
5 ARIC - Arithmetic and Computing
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
6 ASPI - Applications of interacting particle systems to statistics
IRMAR - Institut de Recherche Mathématique de Rennes, Inria Rennes – Bretagne Atlantique
Abstract : A fully reprogrammable coherent receiver using an integrated coherent front end, four high speed ADCs and powerful FPGAs is reported and tested against optical noise level, chromatic dispersion and PMD for various equalizer filter length.
Document type :
Conference papers
Complete list of metadatas

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00766801
Contributor : Florent de Dinechin <>
Submitted on : Wednesday, December 19, 2012 - 9:45:21 AM
Last modification on : Thursday, January 17, 2019 - 3:16:03 PM

Identifiers

  • HAL Id : ensl-00766801, version 1

Citation

Eric Dutisseuil, Jean-Marc Tanguy, Adrian Voicila, Rémi Laube, Francois Bore, et al.. 34 Gb/s PDM-QPSK coherent receiver using SiGe ADCs and a single FPGA for digital signal processing. Optical Fiber Communication Conference, Mar 2012, nc, United States. pp.OM3H.7. ⟨ensl-00766801⟩

Share

Metrics

Record views

686