An FPGA architecture for solving the Table Maker's Dilemma - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

An FPGA architecture for solving the Table Maker's Dilemma

(1, 2) , (1) , (1) , (3)
1
2
3
Jean-Michel Muller
Bogdan Pasca
  • Function : Author
  • PersonId : 860625
Alexandru Plesco
  • Function : Author
  • PersonId : 870856

Abstract

Solving the Table Maker's Dilemma, for a given function and a given target floating-point format, requires testing the value of the function, with high precision, at a very large number of consecutive values. We give an algorithm that allows for performing such computations on a very regular architecture, and present an FPGA implementation of that algorithm.
Fichier principal
Vignette du fichier
PID1914885.pdf (224.53 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

ensl-00640063 , version 1 (14-11-2011)

Identifiers

Cite

Florent de Dinechin, Jean-Michel Muller, Bogdan Pasca, Alexandru Plesco. An FPGA architecture for solving the Table Maker's Dilemma. Application-Specific Systems, Architectures and Processors (ASAP), 2011 IEEE International Conference on, Sep 2011, Santa Monica, United States. pp.187-194, ⟨10.1109/ASAP.2011.6043267⟩. ⟨ensl-00640063⟩
342 View
273 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More