Automatic Generation of FPGA-Specific Pipelined Accelerators

Christophe Alias 1, * Bogdan Pasca 2 Alexandru Plesco 1
* Auteur correspondant
1 COMPSYS - Compilation and embedded computing systems
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
2 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : Recent increase in the complexity of the circuits has brought high-level synthesis tools as a must in the digital circuit design. However, these tools come with several limitations, and one of them is the efficient use of pipelined arithmetic operators. This paper explains how to generate efficient hardware with pipelined operators for regular codes with perfect loop nests. The part to be mapped to the operator is identified, then the program is scheduled so that each operator result is available exactly at the time it is needed by the operator, keeping the operator busy and avoiding the use of a temporary buffer. Finally, we show how to generate the VHDL code for the control unit and how to link it with specialized pipelined floating-point operators generated using open-source FloPoCo tool. The method has been implemented in the Bee research compiler and experimental results on DSP kernels show promising results with a minimum of 94% efficient utilization of the pipelined operators for a complex kernel.
Type de document :
Communication dans un congrès
International Symposium on Applied Reconfigurable Computing (ARC'11), Mar 2011, Belfast, United Kingdom. LNCS 6578, Springer, 2011, 〈http://www.springer.com/fr/book/9783642194740〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00549682
Contributeur : Christophe Alias <>
Soumis le : mercredi 22 décembre 2010 - 12:30:56
Dernière modification le : vendredi 20 avril 2018 - 15:44:23
Document(s) archivé(s) le : lundi 5 novembre 2012 - 14:46:26

Fichier

rr.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : ensl-00549682, version 1

Collections

Citation

Christophe Alias, Bogdan Pasca, Alexandru Plesco. Automatic Generation of FPGA-Specific Pipelined Accelerators. International Symposium on Applied Reconfigurable Computing (ARC'11), Mar 2011, Belfast, United Kingdom. LNCS 6578, Springer, 2011, 〈http://www.springer.com/fr/book/9783642194740〉. 〈ensl-00549682〉

Partager

Métriques

Consultations de la notice

339

Téléchargements de fichiers

288