Techniques and tools for implementing IEEE 754 floating-point arithmetic on VLIW integer processors - Archive ouverte HAL Access content directly
Conference Papers Year : 2010

Techniques and tools for implementing IEEE 754 floating-point arithmetic on VLIW integer processors

(1) , (2) , (1, 2) , (1) , (1) , (2) , (2) , (3)
1
2
3
Christian Bertin
  • Function : Author
  • PersonId : 885419
Claude-Pierre Jeannerod
  • Function : Author
  • PersonId : 855152
Hervé Knochel
  • Function : Author
  • PersonId : 855153
Christophe Monat
  • Function : Author
  • PersonId : 855154
Christophe Mouilleron
  • Function : Author
  • PersonId : 866494
Jean-Michel Muller

Abstract

Recently, some high-performance IEEE 754 single precision floating-point software has been designed, which aims at best exploiting some features (integer arithmetic, parallelism) of the STMicroelectronics ST200 Very Long Instruction Word (VLIW) processor. We review here the techniques and software tools used or developed for this design and its implementation, and how they allowed very high instruction-level parallelism (ILP) exposure. Those key points include a hierarchical description of function evaluation algorithms, the exploitation of the standard encoding of floating-point data, the automatic generation of fast and accurate polynomial evaluation schemes, and some compiler optimizations.
Not file

Dates and versions

ensl-00549467 , version 1 (22-12-2010)

Identifiers

Cite

Christian Bertin, Claude-Pierre Jeannerod, Jingyan Jourdan-Lu, Hervé Knochel, Christophe Monat, et al.. Techniques and tools for implementing IEEE 754 floating-point arithmetic on VLIW integer processors. 4th International Workshop on Parallel and Symbolic Computation (PASCO'10), Jul 2010, Grenoble, France. pp.1-9, ⟨10.1145/1837210.1837212⟩. ⟨ensl-00549467⟩
165 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More