Service interruption on Monday 11 July from 12:30 to 13:00: all the sites of the CCSD (HAL, EpiSciences, SciencesConf, AureHAL) will be inaccessible (network hardware connection).
Skip to Main content Skip to Navigation
Preprints, Working Papers, ...

FPGA-Specific Custom Arithmetic Datapath Design

Florent de Dinechin 1, * Bogdan Pasca 1 
* Corresponding author
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : This paper presents FloPoCo, a framework for easily designing custom arithmetic datapaths for FPGAs. Its main features are: an important basis of highly optimized arithmetic operators, a unique methodology for frequency-directed pipelining the designed circuits and a flexible test-bench generation suite for numerically validating the designs. The framework was tested for designing several complex arithmetic operators, this paper presenting the architecture and results for the exponential operator. Synthesis results capture the designed operator's flexibility: automatically optimized for several Altera and Xilinx FPGAs, wide range of target frequencies and several precisions ranging from single to quadruple precision.
Document type :
Preprints, Working Papers, ...
Complete list of metadata
Contributor : Bogdan Pasca Connect in order to contact the contributor
Submitted on : Thursday, December 2, 2010 - 2:41:39 PM
Last modification on : Friday, February 4, 2022 - 3:14:46 AM
Long-term archiving on: : Monday, November 5, 2012 - 11:10:35 AM


Files produced by the author(s)


  • HAL Id : ensl-00542396, version 1



Florent de Dinechin, Bogdan Pasca. FPGA-Specific Custom Arithmetic Datapath Design. 2010. ⟨ensl-00542396⟩



Record views


Files downloads