FPGA-Specific Custom Arithmetic Datapath Design

Florent de Dinechin 1, * Bogdan Pasca 1
* Corresponding author
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : This paper presents FloPoCo, a framework for easily designing custom arithmetic datapaths for FPGAs. Its main features are: an important basis of highly optimized arithmetic operators, a unique methodology for frequency-directed pipelining the designed circuits and a flexible test-bench generation suite for numerically validating the designs. The framework was tested for designing several complex arithmetic operators, this paper presenting the architecture and results for the exponential operator. Synthesis results capture the designed operator's flexibility: automatically optimized for several Altera and Xilinx FPGAs, wide range of target frequencies and several precisions ranging from single to quadruple precision.
Document type :
Preprints, Working Papers, ...
Complete list of metadatas

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00542396
Contributor : Bogdan Pasca <>
Submitted on : Thursday, December 2, 2010 - 2:41:39 PM
Last modification on : Wednesday, November 20, 2019 - 2:49:19 AM
Long-term archiving on : Monday, November 5, 2012 - 11:10:35 AM

File

arithmetic_pipeline.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : ensl-00542396, version 1

Collections

Citation

Florent de Dinechin, Bogdan Pasca. FPGA-Specific Custom Arithmetic Datapath Design. 2010. ⟨ensl-00542396⟩

Share

Metrics

Record views

228

Files downloads

214