D. , D. Sarma, and D. Matula, Faithful Bipartite ROM Reciprocal Tables, Proc. 12th IEEE Symp, pp.17-28, 1995.

H. Hassler and N. Takagi, Function evaluation by table look-up and addition, Proceedings of the 12th Symposium on Computer Arithmetic, pp.10-16, 1995.
DOI : 10.1109/ARITH.1995.465382

M. Schulte and J. Stine, Approximating elementary functions with symmetric bipartite tables, IEEE Transactions on Computers, vol.48, issue.8, pp.842-847, 1999.
DOI : 10.1109/12.795125

J. Stine and M. Schulte, The Symmetric Table Addition Method for Accurate Function Approximation, The Journal of VLSI Signal Processing, vol.21, issue.2, pp.167-177, 1999.
DOI : 10.1023/A:1008004523235

J. Muller, A Few Results on Table-Based Methods, Reliable Computing, vol.5, issue.3, pp.279-288, 1999.
DOI : 10.1007/978-94-017-1247-7_22

J. Muller, Elementary Functions, Algorithms and Implementation, 1997.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

C. Iordache and D. W. Matula, Analysis of Reciprocal and Square Root Reciprocal Instructions in the AMD K6-2 Implementation of 3DNow!, Electronic Notes in Theoretical Computer Science, vol.24, 1999.
DOI : 10.1016/S1571-0661(05)80621-8

J. Detrey and F. De-dinechin, A VHDL library of LNS operators, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003, 2003.
DOI : 10.1109/ACSSC.2003.1292376

F. De-dinechin and A. Tisserand, Some improvements on multipartite table methods, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001, pp.128-135, 2001.
DOI : 10.1109/ARITH.2001.930112
URL : https://hal.archives-ouvertes.fr/inria-00072577

D. Matula, Improved table lookup algorithms for postscaled division, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001, pp.101-108, 2001.
DOI : 10.1109/ARITH.2001.930109

F. J. Taylor, R. Gill, J. Joseph, and J. Radke, A 20 bit logarithmic number system processor, IEEE Transactions on Computers, vol.37, issue.2, 1988.
DOI : 10.1109/12.2148

D. M. Lewis, An architecture for addition and subtraction of long word length numbers in the logarithmic number system, IEEE Transactions on Computers, vol.39, issue.11, 1990.
DOI : 10.1109/12.61042

J. N. Coleman and E. I. Chester, Arithmetic on the European logarithmic microprocessor, IEEE Transactions on Computers, vol.49, issue.7, pp.702-715, 2000.
DOI : 10.1109/12.863040

B. Lee and N. Burgess, A Dual-Path Logarithmic Number System Addition/Subtraction Scheme for FPGA, Proc. Field-Programmable Logic and Applications, 2003.
DOI : 10.1007/978-3-540-45234-8_78

W. Wong and E. Goto, Fast evaluation of the elementary functions in single precision, IEEE Transactions on Computers, vol.44, issue.3, pp.453-457, 1995.
DOI : 10.1109/12.372037

]. D. Defour, F. De-dinechin, and J. Muller, A new scheme for table-based evaluation of functions, Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002., 2002.
DOI : 10.1109/ACSSC.2002.1197049
URL : https://hal.archives-ouvertes.fr/inria-00071948

J. A. Piñ-eiro, J. D. Bruguera, and J. Muller, Faithful Powering Computation Using Table Look-Up and a Fused Accumulation Tree, Proc. 15th IEEE Symp. Computer Arithmetic, N. Burgess and L. Ciminiera, pp.40-47, 2001.

F. De-dinechin and J. Detrey, Multipartite Tables in Jbits for the Evaluation of Functions on FPGAs, Proc. IEEE Reconfigurable Architecture Workshop, Int'l Parallel and Distributed Symp, 2002.