FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.229-238, 2004. ,
DOI : 10.1109/FCCM.2004.38
A parameterized floating-point exponential function for FPGAs, " in Field-Programmable Technology, 2005. ,
An FPGA Run-Time Parameterisable Log-Normal Random Number Generator, Reconfigurable computing: architectures, tools and applications, pp.221-232, 2008. ,
DOI : 10.1007/978-3-540-78610-8_22
Radix-16 Evaluation of Certain Elementary Functions, IEEE Transactions on Computers, vol.22, issue.6, pp.561-566, 1973. ,
DOI : 10.1109/TC.1973.5009107
Fast hardware-based algorithms for elementary function computations using rectangular multipliers, IEEE Transactions on Computers, vol.43, issue.3, pp.278-294, 1994. ,
DOI : 10.1109/12.272429
Algorithm and architecture for logarithm, exponential, and powering computation, IEEE Transactions on Computers, vol.53, issue.9, pp.1085-1096, 2004. ,
DOI : 10.1109/TC.2004.53
Return of the hardware floatingpoint elementary function, 18th Symposium on Computer Arithmetic. IEEE, pp.161-168, 2007. ,
URL : https://hal.archives-ouvertes.fr/ensl-00117386
Implementacja w ukadach fpga operacji eksponenty dla liczb w standardzie IEEE-754 o podwjnej precyzji, pp.126-128, 2007. ,
Accelerating Calculations on the RASC Platform: A Case Study of the Exponential Function, ARC '09: Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications, pp.306-311, 2009. ,
DOI : 10.1007/978-3-540-78610-8_28
A parallel/vectorized double-precision exponential core to accelerate computational science applications, Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '09, pp.285-285, 2009. ,
DOI : 10.1145/1508128.1508198
Foundation for FPGA acceleration, Fourth Annual Reconfigurable Systems Summer Institute, 2008. ,
Implementation of the exponential function in a floating-point unit, The Journal of VLSI Signal Processing, vol.33, issue.1/2, pp.125-145, 2003. ,
DOI : 10.1023/A:1021102104078
Generating high-performance custom floating-point pipelines, 2009 International Conference on Field Programmable Logic and Applications, pp.59-64, 2009. ,
DOI : 10.1109/FPL.2009.5272553
URL : https://hal.archives-ouvertes.fr/ensl-00379154
The libm library and floating-point arithmetic for HP-UX on Itanium, 2001. ,
Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner), " EDN magazine, 1994. ,
Truncated multiplication with correction constant [for DSP], Proceedings of IEEE Workshop on VLSI Signal Processing, pp.388-396, 1993. ,
DOI : 10.1109/VLSISP.1993.404467
Automatic generation of polynomial-based hardware architectures for function evaluation, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, 2010. ,
DOI : 10.1109/ASAP.2010.5540952
URL : https://hal.archives-ouvertes.fr/ensl-00470506