A flexible floating-point logarithm for reconfigurable computers

Florent De Dinechin 1, 2
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : The advent of reconfigurable co-processors based on field-programmable gate arrays has renewed interest in hardware architectures for elementary functions. This article studies operators for the logarithm function in the context of this target technology. An old algorithm is generalized, fine-tuned and implemented as an architecture generator, exposing a wide range of trade-offs between resources (memory, logic and multipliers) and performance (frequency and pipeline depth). A single pipelined operator computes five times more double-precision floating-point logarithms per second than a high-end processor core, while consuming only a few percents of the resources of a high-end FPGA. This generator is available under the LGPL as part of the FloPoCo project.
Type de document :
Pré-publication, Document de travail
2010
Liste complète des métadonnées

Littérature citée [29 références]  Voir  Masquer  Télécharger

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00506122
Contributeur : Florent De Dinechin <>
Soumis le : mardi 27 juillet 2010 - 12:06:27
Dernière modification le : vendredi 20 avril 2018 - 15:44:24
Document(s) archivé(s) le : mardi 23 octobre 2012 - 11:30:26

Fichier

RR-2010-22.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : ensl-00506122, version 1

Collections

Citation

Florent De Dinechin. A flexible floating-point logarithm for reconfigurable computers. 2010. 〈ensl-00506122〉

Partager

Métriques

Consultations de la notice

331

Téléchargements de fichiers

249