J. Beuchat and A. Tisserand, Small Multiplier-Based Multiplication and Division Operators for Virtex-II Devices, Field-Programmable Logic and Applications, 2002.
DOI : 10.1007/3-540-46117-5_54
URL : https://hal.archives-ouvertes.fr/inria-00072094

F. De-dinechin, M. Joldes, and B. Pasca, Automatic generation of polynomial-based hardware architectures for function evaluation, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, 2010.
DOI : 10.1109/ASAP.2010.5540952
URL : https://hal.archives-ouvertes.fr/ensl-00470506

F. De-dinechin and B. Pasca, Large multipliers with fewer DSP blocks, 2009 International Conference on Field Programmable Logic and Applications, 2009.
DOI : 10.1109/FPL.2009.5272296

F. De-dinechin and G. Villard, High precision numerical accuracy in physics research, Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, vol.559, issue.1, pp.207-210, 2006.
DOI : 10.1016/j.nima.2005.11.140

M. D. Ercegovac and T. Lang, Digital Arithmetic, 2004.
URL : https://hal.archives-ouvertes.fr/ensl-00542215

S. Gao, N. Chabini, D. Khalili, and P. Langlois, Optimised realisations of large integer multipliers and squarers using embedded blocks, IET Computers & Digital Techniques, vol.1, issue.1, pp.9-16, 2007.
DOI : 10.1049/iet-cdt:20060074

G. Govindu, L. Zhuo, S. Choi, and V. Prasanna, Analysis of highperformance floating-point arithmetic on FPGAs, Reconfigurable Architecture Workshop, 2004.

J. Liang, R. Tessier, and O. Mencer, Floating point unit generation and evaluation for FPGAs, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003., p.185, 2003.
DOI : 10.1109/FPGA.2003.1227254

J. Muller, N. Brisebarre, F. De-dinechin, C. Jeannerod, V. Lefèvre et al., Handbook of Floating-Point Arithmetic, 2010.
DOI : 10.1007/978-0-8176-4705-6
URL : https://hal.archives-ouvertes.fr/ensl-00379167

M. J. Schulte, K. E. Wires, and J. E. Stine, Variable-Correction Truncated Floating Point Multipliers, Asilomar Conference on Signals, Circuits and Systems, pp.1344-1348, 2000.

R. Scrofano, G. Govindu, and V. K. Prasanna, A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing, Engineering of Reconfigurable Systems and Algorithms, pp.137-148, 2005.

S. Srinath and K. Compton, Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '10, pp.51-58, 2010.
DOI : 10.1145/1723112.1723123

K. Underwood, FPGAs vs. CPUs, Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays , FPGA '04, pp.171-180, 2004.
DOI : 10.1145/968280.968305

K. E. Wires, M. J. Schulte, and D. Mccarley, FPGA Resource Reduction Through Truncated Multiplication, Field-Programmable Logic and Applications, pp.574-583, 2001.
DOI : 10.1007/3-540-44687-7_59