Multipliers for Floating-Point Double Precision and Beyond on FPGAs

Sebastian Banescu (1) , Florent de Dinechin (2, 3) , Bogdan Pasca (2, 3) , Radu Tudoran (1)

1 UTCN - Universitatea Tehnica din Cluj-Napoca
2 ARENAIRE - Computer arithmetic
3 LIP - Laboratoire de l'Informatique du Parallélisme

The implementation of high-precision floating-point applications on reconfigurable hardware requires a variety of large multipliers: Standard multipliers are the core of floating-point multipliers; Truncated multipliers, trading resources for a well-controlled accuracy degradation, are useful building blocks in situations where a full multiplier is not needed. This work studies the automated generation of such multipliers using the embedded multipliers and adders present in DSP blocks of current FPGAs. The optimization of such multipliers is expressed as a tiling problem where a tile represents a hardware multiplier and super-tiles are the wiring of several hardware multipliers making efficient use of the DSP internal resources. This tiling technique is shown to adapt to full or truncated multipliers. It addresses arbitrary precisions including single, double but also in the quadruple precision introduced by the IEEE-754-2008 standard and currently unsupported by processor hardware. An open-source implementation is provided in the FloPoCo project.

Keywords: Multiplier; Truncated multiplier; Floating-point; Quadruple precision

Domains: Computer Science [cs]; Computer Arithmetic

Sebastian Banescu, Florent de Dinechin, Bogdan Pasca, Radu Tudoran. Multipliers for Floating-Point Double Precision and Beyond on FPGAs. Highly Efficient Accelerators and Reconfigurable Technologies, Jun 2010, Tsukuba, Japan. ⟨ensl-00475781v2⟩