S. Xing and W. W. Yu, FPGA adders: performance evaluation and optimal design, IEEE Design & Test of Computers, vol.15, issue.1, pp.24-29, 1998.
DOI : 10.1109/54.655179

I. Unwala and E. Swartzlander, Superpipelined Adder Designs, Circuits and Systems ISCAS '93 IEEE International Symposium on, pp.1841-1844, 1993.
DOI : 10.1109/iscas.1993.693030

L. Dadda and V. Piuri, Pipelined adders, IEEE Transactions on Computers, vol.45, issue.3, pp.348-356, 1996.
DOI : 10.1109/12.485573

P. M. Martinez, V. Javier, and B. Eduardo, On the design of FPGAbased Multioperand Pipeline Adders, XII Design of Circuits and Integrated System Conference, 1997.

R. Beguenane, J. Beuchat, J. Muller, and S. Simard, Modular Multiplication of Large Integers on FPGA, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005., pp.1361-1365, 2005.
DOI : 10.1109/ACSSC.2005.1599986

F. De-dinechin, C. Klein, and B. Pasca, Generating high-performance custom floating-point pipelines, 2009 International Conference on Field Programmable Logic and Applications, 2009.
DOI : 10.1109/FPL.2009.5272553
URL : https://hal.archives-ouvertes.fr/ensl-00379154