Skip to Main content Skip to Navigation
Conference papers

Pipelined FPGA Adders

Florent de Dinechin 1, 2 Hong Diep Nguyen 1, 2 Bogdan Pasca 1, 2
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : Integer addition is a universal building block, and applications such as quad-precision floating-point or elliptic curve cryptography now demand precisions well beyond 64 bits. This study explores the trade-offs between size, latency and frequency for pipelined large-precision adders on FPGA. It compares three pipelined adder architectures: the classical pipelined ripple-carry adder, a variation that reduces register count, and an FPGA-specific implementation of the carry-select adder capable of providing lower latency additions at a comparable price. For each of these architectures, resource estimation models are defined, and used in an adder generator that selects the best architecture considering the target FPGA, the target operating frequency, and the addition bit width.
keyword : Adder Pipeline FPGA
Document type :
Conference papers
Complete list of metadata

Cited literature [6 references]  Display  Hide  Download
Contributor : Bogdan Pasca <>
Submitted on : Monday, November 1, 2010 - 12:02:27 PM
Last modification on : Wednesday, November 20, 2019 - 3:00:41 AM
Long-term archiving on: : Friday, December 2, 2016 - 4:41:17 AM


Files produced by the author(s)




Florent de Dinechin, Hong Diep Nguyen, Bogdan Pasca. Pipelined FPGA Adders. International Conference on Field Programmable Logic and Applications, Aug 2010, Milano, Italy. pp.422-427, ⟨10.1109/FPL.2010.87⟩. ⟨ensl-00475780v2⟩



Record views


Files downloads