M. G. Arnold and S. Collange, A Dual-Purpose Real/Complex Logarithmic Number System ALU, 2009 19th IEEE Symposium on Computer Arithmetic, pp.15-24, 2009.
DOI : 10.1109/ARITH.2009.26

N. Brisebarre and S. Chevillard, Efficient polynomial L-approximations, 18th IEEE Symposium on Computer Arithmetic (ARITH '07), pp.169-176, 2007.
DOI : 10.1109/ARITH.2007.17

URL : https://hal.archives-ouvertes.fr/inria-00119513

R. Cheung, D. Lee, W. Luk, and J. Villasenor, Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.15, issue.8, 2007.
DOI : 10.1109/TVLSI.2007.900748

S. Chevillard, M. Joldes, and C. Lauter, Certified and Fast Computation of Supremum Norms of Approximation Errors, 2009 19th IEEE Symposium on Computer Arithmetic, pp.169-176, 2009.
DOI : 10.1109/ARITH.2009.18

URL : https://hal.archives-ouvertes.fr/ensl-00334545

F. De-dinechin and B. Pasca, Large multipliers with fewer DSP blocks, 2009 International Conference on Field Programmable Logic and Applications, 2009.
DOI : 10.1109/FPL.2009.5272296

J. Detrey and F. De-dinechin, Table-based polynomials for fast hardware function evaluation, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), pp.328-333, 2005.
DOI : 10.1109/ASAP.2005.61

J. Detrey and F. De-dinechin, Floating-Point Trigonometric Functions for FPGAs, 2007 International Conference on Field Programmable Logic and Applications, pp.29-34, 2007.
DOI : 10.1109/FPL.2007.4380621

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

J. Detrey and F. De-dinechin, Parameterized floating-point logarithm and exponential functions for FPGAs. Microprocessors and Microsystems, Special Issue on FPGA-based Reconfigurable Computing, pp.31537-545, 2007.
URL : https://hal.archives-ouvertes.fr/ensl-00542213

D. Knuth, Seminumerical Algorithms, The Art of Computer Programming, 1997.

D. Lee, A. Gaffar, O. Mencer, and W. Luk, Optimizing Hardware Function Evaluation, IEEE Transactions on Computers, vol.54, issue.12, pp.1520-1531, 2005.
DOI : 10.1109/TC.2005.201

D. Lee, J. Villasenor, W. Luk, and P. Leong, A hardware Gaussian noise generator using the Box-Muller method and its error analysis, IEEE Transactions on Computers, vol.55, issue.6, p.55, 2006.
DOI : 10.1109/TC.2006.81

P. Markstein, IA-64 and Elementary Functions: Speed and Precision. Hewlett-Packard Professional Books, 2000.

J. Muller, Elementary Functions, Algorithms and Implementation . Birkhäuser, 2006.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

M. Schulte and E. Swartzlander, Truncated multiplication with correction constant [for DSP], Proceedings of IEEE Workshop on VLSI Signal Processing, pp.388-396, 1993.
DOI : 10.1109/VLSISP.1993.404467

A. Tisserand, High-performance hardware operators for polynomial evaluation, International Journal of High Performance Systems Architecture, vol.1, issue.1, pp.14-23, 2007.
DOI : 10.1504/IJHPSA.2007.013288

URL : https://hal.archives-ouvertes.fr/lirmm-00140930