Skip to Main content Skip to Navigation
Conference papers

Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores

Claude-Pierre Jeannerod 1, 2 Guillaume Revy 1, 2 
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : This paper presents an optimized software implementation of the reciprocal square root function, for IEEE binary32 floating-point data and with correct rounding to nearest. The main feature of this implementation is high instruction level parallelism (ILP) exposure, which results here from an extension of the polynomial evaluation-based method of~\cite{JeKnMoRe08} as well as from the design of a specific rounding procedure. This implementation proves to be very efficient for some VLIW processor cores like STMicroelectronics' ST231 (used mainly for embedded media processing), where a low latency of 29 cycles has been measured.
Document type :
Conference papers
Complete list of metadata

Cited literature [10 references]  Display  Hide  Download
Contributor : Claude-Pierre Jeannerod Connect in order to contact the contributor
Submitted on : Wednesday, November 25, 2009 - 11:25:32 AM
Last modification on : Friday, February 4, 2022 - 3:11:13 AM
Long-term archiving on: : Saturday, November 26, 2016 - 4:15:25 PM


Files produced by the author(s)


  • HAL Id : ensl-00391185, version 2



Claude-Pierre Jeannerod, Guillaume Revy. Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores. Asilomar Conference on Signals, Systems, and Computers, Nov 2009, United States. ⟨ensl-00391185v2⟩



Record views


Files downloads