Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores - Archive ouverte HAL Access content directly
Conference Papers Year : 2009

Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores

(1, 2) , (1, 2)
1
2

Abstract

This paper presents an optimized software implementation of the reciprocal square root function, for IEEE binary32 floating-point data and with correct rounding to nearest. The main feature of this implementation is high instruction level parallelism (ILP) exposure, which results here from an extension of the polynomial evaluation-based method of~\cite{JeKnMoRe08} as well as from the design of a specific rounding procedure. This implementation proves to be very efficient for some VLIW processor cores like STMicroelectronics' ST231 (used mainly for embedded media processing), where a low latency of 29 cycles has been measured.
Fichier principal
Vignette du fichier
JeannerodRevyAsilomar09-finalversion.pdf (226.1 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

ensl-00391185 , version 1 (03-06-2009)
ensl-00391185 , version 2 (25-11-2009)

Identifiers

  • HAL Id : ensl-00391185 , version 2

Cite

Claude-Pierre Jeannerod, Guillaume Revy. Optimizing correctly-rounded reciprocal square roots for embedded VLIW cores. Asilomar Conference on Signals, Systems, and Computers, Nov 2009, United States. ⟨ensl-00391185v2⟩
139 View
575 Download

Share

Gmail Facebook Twitter LinkedIn More