D. Strenski, J. Simkins, R. Walke, and R. Wittig, Revaluating FPGAs for 64-bit floating-point calculations, HPC wire, 2008.

J. Detrey, F. De-dinechin, and X. Pujol, Return of the hardware floating-point elementary function, 18th IEEE Symposium on Computer Arithmetic (ARITH '07), pp.161-168, 2007.
DOI : 10.1109/ARITH.2007.29

URL : https://hal.archives-ouvertes.fr/ensl-00117386

N. Woods and T. Vancourt, FPGA acceleration of quasi-Monte Carlo in finance, 2008 International Conference on Field Programmable Logic and Applications, pp.335-340, 2008.
DOI : 10.1109/FPL.2008.4629954

N. Brisebarre, F. De-dinechin, and J. Muller, Integer and floating-point constant multipliers for FPGAs, 2008 International Conference on Application-Specific Systems, Architectures and Processors, pp.239-244, 2008.
DOI : 10.1109/ASAP.2008.4580184

URL : https://hal.archives-ouvertes.fr/ensl-00269219

M. Langhammer, Floating point datapath synthesis for FPGAs, 2008 International Conference on Field Programmable Logic and Applications, pp.355-360, 2008.
DOI : 10.1109/FPL.2008.4629963

R. Andraka, Hybrid floating point technique yields 1.2 gigasample per second 32 to 2048 point floating point FFT in a single FPGA, High Performance Embedded Computing Workshop, 2006.

F. De-dinechin, J. Detrey, I. Trestian, O. Cret¸, R. Cret¸ et al., When FPGAs are better at floating-point than microprocessors, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays , FPGA '08, 2007.
DOI : 10.1145/1344671.1344717

URL : https://hal.archives-ouvertes.fr/ensl-00174627

J. Detrey and F. De-dinechin, Table-based polynomials for fast hardware function evaluation, " in Application-specific Systems, Architectures and Processors, pp.328-333, 2005.

F. De-dinechin, B. Pasca, O. Cret¸, R. Cret¸, and . Tudoran, An FPGA-specific approach to floating-point accumulation and sum-of-products, 2008 International Conference on Field-Programmable Technology, pp.33-40, 2008.
DOI : 10.1109/FPT.2008.4762363

URL : https://hal.archives-ouvertes.fr/ensl-00268348

D. Bakalis, K. Adaos, D. Lymperopoulos, M. Bellos, H. Vergos et al., A core generator for arithmetic cores and testing structures with a network interface, Journal of Systems Architecture, vol.52, issue.1, pp.1-12, 2006.
DOI : 10.1016/j.sysarc.2004.12.006

A. Ieee, Standard 754-1985 for Binary Floating-Point Arithmetic (also IEC 60559, 1985.

L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, MPFR, ACM Transactions on Mathematical Software, vol.33, issue.2, pp.1-13, 2007.
DOI : 10.1145/1236463.1236468

URL : https://hal.archives-ouvertes.fr/inria-00070266