Design and Implementation of a Radix-4 Complex Division Unit with Prescaling

Pouya Dormiani (1) , Milos Ercegovac (1) , Jean-Michel Muller (2, 3)

1 Digital Arithmetic and Reconfigurable Architecture Laboratory
2 ARENAIRE - Computer arithmetic
3 LIP - Laboratoire de l'Informatique du Parallélisme

We present a design and implementation of a radix-4 complex division unit with prescaling of the operands. Specifically, we extend the treatment of the residual bound and errors due to the use of truncated redundant representation. The requirements for prescaling tables are simplified and a detailed specification of the table design is given. All principal components used in the design are described and the proposed optimizations are explained. The target platform for implementation was an Altera Stratix II FPGA [15] for which we report timing and area requirements. For a precision of 36 bits, the implementation uses 1093 ALUTs, achieving a latency of 97ns. The maximum clock frequency is 268.53 MHz.

Keywords: computer arithmetic; complex arithmetic; division; digit-recurrence algorithms; prescaling

Domains: Computer Science [cs]; Other [cs.OH]

Pouya Dormiani, Milos Ercegovac, Jean-Michel Muller. Design and Implementation of a Radix-4 Complex Division Unit with Prescaling. 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'09), Jul 2009, Boston, United States. ⟨ensl-00379147v2⟩