Design and Implementation of a Radix-4 Complex Division Unit with Prescaling

Abstract : We present a design and implementation of a radix-4 complex division unit with prescaling of the operands. Specifically, we extend the treatment of the residual bound and errors due to the use of truncated redundant representation. The requirements for prescaling tables are simplified and a detailed specification of the table design is given. All principal components used in the design are described and the proposed optimizations are explained. The target platform for implementation was an Altera Stratix II FPGA [15] for which we report timing and area requirements. For a precision of 36 bits, the implementation uses 1093 ALUTs, achieving a latency of 97ns. The maximum clock frequency is 268.53 MHz.
Type de document :
Communication dans un congrès
20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'09), Jul 2009, Boston, United States. IEEE Computer Society, 2009
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00379147
Contributeur : Jean-Michel Muller <>
Soumis le : mercredi 13 janvier 2010 - 15:41:05
Dernière modification le : jeudi 8 février 2018 - 11:09:25
Document(s) archivé(s) le : mercredi 30 novembre 2016 - 10:37:29

Fichier

asap-09.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

  • HAL Id : ensl-00379147, version 2

Collections

Citation

Pouya Dormiani, Milos Ercegovac, Jean-Michel Muller. Design and Implementation of a Radix-4 Complex Division Unit with Prescaling. 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'09), Jul 2009, Boston, United States. IEEE Computer Society, 2009. 〈ensl-00379147v2〉

Partager

Métriques

Consultations de la notice

169

Téléchargements de fichiers

162