 |
 |
 |
 |
Conference papers
Design and Implementation of a Radix-4 Complex Division Unit with Prescaling
Abstract : We present a design and implementation of a radix-4 complex division unit with prescaling of the operands. Specifically, we extend the treatment of the residual bound and errors due to the use of truncated redundant representation. The requirements for prescaling tables are simplified and a detailed specification of the table design is given. All principal components used in the design are described and the proposed optimizations are explained. The target platform for implementation was an Altera Stratix II FPGA [15] for which we report timing and area requirements. For a precision of 36 bits, the implementation uses 1093 ALUTs, achieving a latency of 97ns. The maximum clock frequency is 268.53 MHz.
Cited literature [15 references]
https://hal-ens-lyon.archives-ouvertes.fr/ensl-00379147
Contributor : Jean-Michel Muller <>
Submitted on : Wednesday, January 13, 2010 - 3:41:05 PM
Last modification on : Thursday, November 21, 2019 - 2:14:23 AM
Long-term archiving on: : Wednesday, November 30, 2016 - 10:37:29 AM
Contributor : Jean-Michel Muller <>
Submitted on : Wednesday, January 13, 2010 - 3:41:05 PM
Last modification on : Thursday, November 21, 2019 - 2:14:23 AM
Long-term archiving on: : Wednesday, November 30, 2016 - 10:37:29 AM
File
asap-09.pdf
Publisher files allowed on an open archive