A. Ieee, Standard 754-1985 for Binary Floating- Point Arithmetic (also IEC 60559), 1985.

N. Brisebarre, F. De-dinechin, and J. Muller, Integer and floating-point constant multipliers for FP- GAs, Application-specific Systems, Architectures and Processors, pp.239-244, 2008.

F. De-dinechin, J. Detrey, I. Trestian, O. Cret¸, R. Cret¸ et al., When FPGAs are better at floatingpoint than microprocessors, 2007.
URL : https://hal.archives-ouvertes.fr/ensl-00174627

J. Detrey, F. De-dinechin, and X. Pujol, Return of the hardware floating-point elementary function, 18th IEEE Symposium on Computer Arithmetic (ARITH '07), pp.161-168, 2007.
DOI : 10.1109/ARITH.2007.29
URL : https://hal.archives-ouvertes.fr/ensl-00117386

C. E. Leiserson and J. B. Saxe, Retiming synchronous circuitry, Algorithmica, vol.9, issue.No. 1, pp.5-35, 1991.
DOI : 10.1007/BF01759032
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.368.3222

D. Strenski, J. Simkins, R. Walke, and R. Wittig, Revaluating FPGAs for 64-bit floating-point calculations . HPC wire, 2008.