HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Preprints, Working Papers, ...

Generating high-performance arithmetic operators for FPGAs

Abstract : This article addresses the development of complex, heavily parameterized and flexible operators to be used in FPGA-based floating-point accelerators. Languages such as VHDL or Verilog are not ideally suited for this task. The main problem is the automation of problems such as parameter-directed or target-directed architectural optimization, pipeline optimization, and generation of relevant test benches. This article introduces FloPoCo, an open object-oriented software framework designed to address these issues. Written in C++, it inputs operator specifications, a target FPGA and and an objective frequency, and outputs synthesisable VHDL fine-tuned for this FPGA at this frequency. Its design choices are discussed and validated on various operators.
Document type :
Preprints, Working Papers, ...
Complete list of metadata

Cited literature [6 references]  Display  Hide  Download

Contributor : Florent de Dinechin Connect in order to contact the contributor
Submitted on : Friday, September 12, 2008 - 3:44:52 PM
Last modification on : Saturday, September 11, 2021 - 3:16:55 AM
Long-term archiving on: : Monday, October 8, 2012 - 1:05:57 PM


Files produced by the author(s)


  • HAL Id : ensl-00321209, version 1



Florent de Dinechin, Cristian Klein, Bogdan Pasca. Generating high-performance arithmetic operators for FPGAs. 2008. ⟨ensl-00321209⟩



Record views


Files downloads