Integer and Floating-Point Constant Multipliers for FPGAs

Abstract : Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimised floating-point hardware operators not available in microprocessors. Multiplication by a constant is an important example of such an operator. This article presents an architecture generator for the correctly rounded multiplication of a floating-point number by a constant. This constant can be a floating-point value, but also an arbitrary irrational number. The multiplication of the significands is an instance of the well-studied problem of constant integer multiplication, for which improvement to existing algorithms are also proposed and evaluated.
Document type :
Conference papers
Complete list of metadatas

Cited literature [14 references]  Display  Hide  Download

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00269219
Contributor : Florent de Dinechin <>
Submitted on : Wednesday, April 2, 2008 - 2:45:04 PM
Last modification on : Tuesday, April 24, 2018 - 1:52:20 PM
Long-term archiving on : Friday, September 28, 2012 - 12:06:01 PM

File

constmult.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Nicolas Brisebarre, Florent de Dinechin, Jean-Michel Muller. Integer and Floating-Point Constant Multipliers for FPGAs. International Conference on Application-Specific Systems, Architectures and Processors, 2008, IMEC, Jul 2008, Leuven, Belgium. pp.239-244, ⟨10.1109/ASAP.2008.4580184⟩. ⟨ensl-00269219⟩

Share

Metrics

Record views

231

Files downloads

288