Integer and Floating-Point Constant Multipliers for FPGAs

Abstract : Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimised floating-point hardware operators not available in microprocessors. Multiplication by a constant is an important example of such an operator. This article presents an architecture generator for the correctly rounded multiplication of a floating-point number by a constant. This constant can be a floating-point value, but also an arbitrary irrational number. The multiplication of the significands is an instance of the well-studied problem of constant integer multiplication, for which improvement to existing algorithms are also proposed and evaluated.
Type de document :
Communication dans un congrès
International Conference on Application-Specific Systems, Architectures and Processors, 2008, Jul 2008, Leuven, Belgium. IEEE, pp.239-244, 2008, 〈10.1109/ASAP.2008.4580184〉
Liste complète des métadonnées

Littérature citée [14 références]  Voir  Masquer  Télécharger

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00269219
Contributeur : Florent De Dinechin <>
Soumis le : mercredi 2 avril 2008 - 14:45:04
Dernière modification le : mardi 24 avril 2018 - 13:52:20
Document(s) archivé(s) le : vendredi 28 septembre 2012 - 12:06:01

Fichier

constmult.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Nicolas Brisebarre, Florent De Dinechin, Jean-Michel Muller. Integer and Floating-Point Constant Multipliers for FPGAs. International Conference on Application-Specific Systems, Architectures and Processors, 2008, Jul 2008, Leuven, Belgium. IEEE, pp.239-244, 2008, 〈10.1109/ASAP.2008.4580184〉. 〈ensl-00269219〉

Partager

Métriques

Consultations de la notice

207

Téléchargements de fichiers

207