C. S. Anderson, S. Story, and N. Astafiev, Accurate math functions on the intel IA-32 architecture: A performance-driven design, 7th Conference on Real Numbers and Computers, pp.93-105, 2006.

M. Cosnard, A. Guyot, B. Hochet, J. M. Muller, H. Ouaouicha et al., The FELIN arithmetic coprocessor chip, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH), pp.107-112, 1987.
DOI : 10.1109/ARITH.1987.6158691
URL : https://hal.archives-ouvertes.fr/hal-00014979

M. Delorimier and A. Dehon, Floating-point sparse matrix-vector multiply for FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, pp.75-85, 2005.
DOI : 10.1145/1046192.1046203

J. Detrey and F. De-dinechin, A parameterizable floating-point logarithm operator for FPGAs, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005., 2005.
DOI : 10.1109/ACSSC.2005.1599948

J. Detrey and F. De-dinechin, A parameterized floating-point exponential function for FPGAs, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., 2005.
DOI : 10.1109/FPT.2005.1568520

J. Detrey and F. De-dinechin, Table-based polynomials for fast hardware function evaluation, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), 2005.
DOI : 10.1109/ASAP.2005.61

Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, 64-bit floating-point FPGA matrix multiplication, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, 2005.
DOI : 10.1145/1046192.1046204
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.108.9463

M. Ercegovac, Radix-16 Evaluation of Certain Elementary Functions, IEEE Transactions on Computers, vol.22, issue.6, pp.22561-566, 1975.
DOI : 10.1109/TC.1973.5009107

M. D. Ercegovac and T. Lang, Digital Arithmetic, 2003.
URL : https://hal.archives-ouvertes.fr/ensl-00542215

P. M. Farmwald, High bandwidth evaluation of elementary functions, 1981 IEEE 5th Symposium on Computer Arithmetic (ARITH), pp.139-142, 1981.
DOI : 10.1109/ARITH.1981.6159271

H. Hassler and N. Takagi, Function evaluation by table look-up and addition, Proceedings of the 12th Symposium on Computer Arithmetic, pp.10-16, 1995.
DOI : 10.1109/ARITH.1995.465382

D. U. Lee, A. A. Gaffar, O. Mencer, and W. Luk, Optimizing Hardware Function Evaluation, IEEE Transactions on Computers, vol.54, issue.12, pp.1520-1531, 2005.
DOI : 10.1109/TC.2005.201

G. Lienhart, A. Kugel, and R. Männer, Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2002.
DOI : 10.1109/FPGA.2002.1106673

J. Muller, Elementary Functions, Algorithms and Implementation, 1997.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

G. Paul and M. W. Wilson, Should the Elementary Function Library Be Incorporated Into Computer Instruction Sets?, ACM Transactions on Mathematical Software, vol.2, issue.2, pp.132-142, 1976.
DOI : 10.1145/355681.355684

J. E. Stine and M. J. Schulte, The symmetric table addition method for accurate function approximation, The Journal of VLSI Signal Processing, vol.21, issue.2, pp.167-177, 1999.
DOI : 10.1023/A:1008004523235

K. Underwood, FPGAs vs. CPUs, Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays , FPGA '04, 2004.
DOI : 10.1145/968280.968305

W. F. Wong and E. Goto, Fast evaluation of the elementary functions in double precision, Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences HICSS-94, pp.349-358, 1994.
DOI : 10.1109/HICSS.1994.323158

W. F. Wong and E. Goto, Fast hardware-based algorithms for elementary function computations using rectangular multipliers, IEEE Transactions on Computers, vol.43, issue.3, pp.278-294, 1994.
DOI : 10.1109/12.272429

W. F. Wong and E. Goto, Fast evaluation of the elementary functions in single precision, IEEE Transactions on Computers, vol.44, issue.3, pp.453-457, 1995.
DOI : 10.1109/12.372037

C. Wrathall and T. C. Chen, Convergence guarantee and improvements for a hardware exponential and logarith evaluation scheme, Fourth IEEE Symposium on Computer Arithmetic, pp.175-182, 1978.