Return of the hardware floating-point elementary function

Abstract : The study of specific hardware circuits for the evaluation of floating-point elementary functions was once an an active research area, until it was realized that these functions were not frequent enough to justify dedicating silicon to them. Research then turned to software functions. This situation may be about to change again with the advent of reconfigurable co-processors based on field-programmable gate arrays. Such co-processors now have a capacity that allows to accomodate double-precision floating-point computing. Hardware operators for elementary functions targeted to such platforms have the potential to vastly outperform software functions, and will not permanently waste silicon resources. This article studies the optimization, for this target technology, of operators for the exponential and logarithm functions up to double-precision.
Document type :
Conference papers
Complete list of metadatas

Cited literature [21 references]  Display  Hide  Download

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00117386
Contributor : Florent de Dinechin <>
Submitted on : Friday, December 1, 2006 - 2:21:58 PM
Last modification on : Tuesday, April 24, 2018 - 1:52:42 PM
Long-term archiving on : Thursday, September 20, 2012 - 3:25:51 PM

File

RRExpLog.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : ensl-00117386, version 1

Collections

Citation

Jérémie Detrey, Florent de Dinechin, Xavier Pujol. Return of the hardware floating-point elementary function. 18th Symposium on Computer Arithmetic, Jun 2007, Montpellier, France. pp.161-168. ⟨ensl-00117386⟩

Share

Metrics

Record views

226

Files downloads

373