Return of the hardware floating-point elementary function

Abstract : The study of specific hardware circuits for the evaluation of floating-point elementary functions was once an an active research area, until it was realized that these functions were not frequent enough to justify dedicating silicon to them. Research then turned to software functions. This situation may be about to change again with the advent of reconfigurable co-processors based on field-programmable gate arrays. Such co-processors now have a capacity that allows to accomodate double-precision floating-point computing. Hardware operators for elementary functions targeted to such platforms have the potential to vastly outperform software functions, and will not permanently waste silicon resources. This article studies the optimization, for this target technology, of operators for the exponential and logarithm functions up to double-precision.
Type de document :
Communication dans un congrès
18th Symposium on Computer Arithmetic, Jun 2007, Montpellier, France. IEEE, pp.161-168, 2007
Liste complète des métadonnées

Littérature citée [21 références]  Voir  Masquer  Télécharger

https://hal-ens-lyon.archives-ouvertes.fr/ensl-00117386
Contributeur : Florent De Dinechin <>
Soumis le : vendredi 1 décembre 2006 - 14:21:58
Dernière modification le : jeudi 8 février 2018 - 11:09:25
Document(s) archivé(s) le : jeudi 20 septembre 2012 - 15:25:51

Fichier

RRExpLog.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : ensl-00117386, version 1

Collections

Citation

Jérémie Detrey, Florent De Dinechin, Xavier Pujol. Return of the hardware floating-point elementary function. 18th Symposium on Computer Arithmetic, Jun 2007, Montpellier, France. IEEE, pp.161-168, 2007. 〈ensl-00117386〉

Partager

Métriques

Consultations de la notice

161

Téléchargements de fichiers

180