| Identifiant de l'article : |
 |
ensl-00335792, version 2 |
|
|
| Domaine : |
|
Informatique/Arithmétique des ordinateurs
|
|
|
| Titre : |
|
Computing floating-point square roots via bivariate polynomial evaluation |
|
|
| Auteur(s) : |
|
Claude-Pierre Jeannerod1, 2, Hervé Knochel3, Christophe Monat3, Guillaume Revy4 |
|
|
| Laboratoire : |
|
| 1 : |
LIP - Laboratoire de l'Informatique du Parallélisme |
|
| 2 : |
Inria Grenoble Rhône-Alpes / LIP Laboratoire de l'Informatique du Parallélisme - ARENAIRE |
|
| 3 : |
ST-GRENOBLE - STMicroelectronics (Grenoble) |
|
| 4 : |
ParLab - Parallel Computing Laboratory |
|
|
|
| Équipe de recherche : |
|
[ARENAIRE - Arithmétique des ordinateurs] |
| Résumé : |
|
In this paper we show how to reduce the computation of correctly-rounded square roots of binary floating-point data to the fixed-point evaluation of some particular integer polynomials in two variables. By designing parallel and accurate evaluation schemes for such bivariate polynomials, we show further that this approach allows for high instruction-level parallelism (ILP) exposure, and thus potentially low latency implementations. Then, as an illustration, we detail a C implementation of our method in the case of IEEE 754-2008 binary32 floating-point data (formerly called single precision in the 1985 version of the IEEE 754 standard). This software implementation, which assumes 32-bit integer arithmetic only, is almost complete in the sense that it supports special operands, subnormal numbers, and all rounding modes, but not exception handling (that is, status flags are not set). Finally we have carried out experiments with this implementation using the ST200 VLIW compiler from STMicroelectronics. The results obtained demonstrate the practical interest of our approach in that context: for all rounding modes, the generated assembly code is optimally scheduled and has indeed low latency (23 cycles). |
|
|
|
Langue du texte
intégral : |
|
Anglais |
|
|
| Mots-clés : |
|
Binary floating-point arithmetic – square root – correct rounding – polynomial evaluation – instruction-level parallelism – rounding error analysis – C software implementation – VLIW integer processor. |
|
|
| Classification : |
|
B2.4, G.1.9, G.4 |
|
|
| Référence interne : |
|
LIP research report RR2008-38 |
|
|
|
Récupérer au format
