s'authentifier
version française rss feed
Fiche détaillée  Récupérer au format
ensl-00174627, version 1
Informatique/Arithmétique des ordinateurs
When FPGAs are better at floating-point than microprocessors
Florent De Dinechin1, Jérémie Detrey1, Octavian Creţ2, Radu Tudoran2
1 :  LIP - Laboratoire de l'Informatique du Parallélisme
2 :  UTCN - Universitatea Tehnica din Cluj-Napoca
[ARENAIRE - Arithmétique des ordinateurs]
It has been shown that FPGAs could outperform high-end microprocessors on floating-point computations thanks to massive parallelism. However, most previous studies re-implement in the FPGA the operators present in a processor. This is a safe and relatively straightforward approach, but it doesn't exploit the greater flexibility of the FPGA. This article is a survey of the many ways in which the FPGA implementation of a given floating-point computation can be not only faster, but also more accurate than its microprocessor counterpart. Techniques studied here include custom precision, specific accumulator design, dedicated architectures for coarser operators which have to be implemented in software in processors, and others. A real-world biomedical application illustrates these claims. This study also points to how current FPGA fabrics could be enhanced for better floating-point support.
Anglais
FPGA – Reconfigurable computing – Floating-point
PAI Brancusi
Liste des fichiers attachés à ce document : 
PDF
DinechinDetreyCret.pdf(378.7 KB)